Design Gateway IP Lock AES Encryption IP Security System
Design Gateway IP Lock AES Encryption IP Security System uses very reliable AES encryption technology, a common key cryptosystem chosen by NIST, US. Encryption and decryption are high speed and AES is stronger than triple DES. Currently AES is adopted with security for financial systems, LAN systems and more. IP proprieties in the FPGA are protected from illegal copying by only including IP Lock and connecting with an encryption controller chip.
Features
Strong security by AES encryptionChange & encrypt authentication data at about 200msec cycleGenerate true random authentication data by natural random number generatorStop user logic when removing the chipConnecting I/O with FPGA are only 2 pinsNo need to input clock to IP Lock logicProvide easy "Laboratories Pack" and "IP Lock Writer + blank chip"
Design gateway Newest
Design Gateway IP Lock AES Encryption IP Security System uses very reliable AES encryption technology, a common key cryptosystem chosen by NIST, US.
Date: 2017-06-28Design Gateway SDLink microSD FPGA Configuration Module is a high speed FPGA configuration module which stores data on a microSD card.
Date: 2017-06-28Design Gateway AB Adapter Boards for Gigabit IP Core Evaluation are a collection if extension adapter boards that support Xilinx/Altera FPGA boards.
Date: 2017-06-28